


MYALL Block Diagram (Ref. rename from 12/6)

Project Code: 91.4G501.001
PCB: 05244-Rev.



Alviso Strapping Signals
and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH FWORK In signal.

PCI Routing

	IDSEL	IRQ	REQ/GNT
1410	25	B.F.G	0
MiniPCI	21	F	1
LAN	23	E	2

ICH6-M Integrated Pull-up
and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Memo


Size
A3

Document Number
MYALL


Rev
SA

Date: Friday, February 10, 2006




Sheet 2 of 52




IN (3D3V_S0)	EN (6218_PGOOD)	OUT (VTT_PWRGD#)
H	L	H
X	H	H1 - Z






FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved





VCC_CORE_S0

VCC_CORE_S0




62.10079.001
<connector>
<CHANGE>

Layout Note:


VCCSENSE and VSSSENSE lines should be of equal length.


Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



U31D

BGA479-SKT6-GPU1






Place them near to the chip


4 H_D#[63..0]

<<<>>>



71.0GMCH.08U

U35A




<<<>>> H_A#[31..3] 4

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (1 of 5)		
Size	Document Number	Rev			SA
A3	MYALL				
Date:	Friday, February 10, 2006	Sheet	6	of	52



Route ASSATV8G gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane

VCC 1D05_S0 for low speed graphic clock.1D5V_S0 for high speed clock.default use 1D05V_S0

POWER


Layout Notes: VSSA_CRTDAC Route caps within 250mil of Alviao. Route FB within 3" of Alviao.

Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PARALLEL TERMINATION Put decap near power(0.9V) and pull-up resistor



WWW.AliSaler.Com


Decoupling Capacitor




<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR2 Termination Resistor	
Size	Document Number
A3	MYALL
Date: Friday, February 10, 2006	Sheet 12 of 52
Rev SA	


LED



LCD/INVERTER CONN




SC MYALL CHANGE 2006.01.11



LED BD CONN

2009-11-11 add R between connector and LED signal



```


1 MYALL DIS 0206
OUT1+ 44
OUT1- 44 R357;R359

```

 DY DY DY DY DY DY

C457C459C471C467C468C458
SC1000P50V3JN-GP SC1000P50V3JN-GP SC1000P50V3JN-GP
SC1000P50V3JN-GP SC1000P50V3JN-GP
3V_S0 SC1000P50V3JN-GP CAP_LED# /
SC1000P50V3JN-GP WIM_LED# /




```
CAP_LED# /
NUM_LED# /
IDE_LED# DY
1000p near
LEDBD1 BY EMI
REQUEST
```




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD CONN & LED			
Size A3	Document Number		Rev
	MYALL		SA
Date:	Friday, February 10, 2006	Sheet 13 of	52




The schematic diagram illustrates the input stage of a 3-axis video signal receiver. It features three input channels: CRT_RED, GMCH_RED, CRT_GREEN, GMCH_GREEN, CRT_BLUE, and GMCH_BLUE. Each channel is connected to a 75 Ohm impedance input, which is terminated with a ferrite bead (L20, L19, L1) with an impedance of 75 Ohm at 100 MHz. The signals are connected to a 50 Ohm impedance input. The circuit includes resistors R258, R265, R1, R267, R259, R4, and R5, and capacitors EC45, EC47, EC3, EC44, EC43, and EC42. The output signals are CRT_R, CRT_G, and CRT_B.




WWW.AliSaler.Com







Q94 & Q95 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title ICH6-M (4 of 4)

Size A3 Document Number MYALL Rev SA


Date: Friday, February 10, 2006 Sheet 18 of 52




CD-ROM Connector



For HDD & SATA both




HDD Connector




TC33 CLOSE BETWEEN HDD1 AND SATA1 CONNECTOR.





SATA Connector





USB PORT





MYALL SB CHANGE TO 100U*2 FROM 150U.



BLUETOOTH MODULE




EC38 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



MDC 1.5 CONNECTOR

CHANGE TO AZ



Rear side

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB / MDC / BLUETOOTH**



Size	Document Number
------	-----------------

MYALL


SA

Date: Friday, February 10, 2006

Sheet 21 of 5





10/100M Lan Transformer



LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




B2:YELLOW
A1:ORANGE
A3:GREEN



3D3V_S5 add 0.1u near LAN1 by EMI request

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
LAN CONN		
Title Size A3	Document Number MYALL	Rev SA
Date: Friday, February 10, 2006	Sheet 23 of 52	


PCMCIA Socket




Cardbus I/F




Power switch



Mini Card Connector











<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AZALIA CODEC - ALC883			
Size	Document Number	Rev	
Custom	MYALL	SA	
Date:	Friday, February 10, 2006	Sheet	26 of 52






緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

MINI-PCI

MYALL


Rev	SA
-----	----

Mail Button




2nd source: 20.K0185.012

E-Button



CHECK KB SPEC. AND PIN DEFINE

Figure 1: Schematic representation of the genetic constructs used in this study. The diagram shows six constructs: ERC5, SRC100BP-2-GFP, ERC4, SRC100BP-2-GFP, ERC3, SRC100BP-2-GFP, ERC7, SRC100BP-2-GFP, ERC8, and SRC100BP-2-GFP. Each construct is represented by a vertical bar with colored segments (red, blue, green, yellow) and a label. The constructs are arranged in a grid-like fashion, with labels on the left and right sides. The labels include gene names (ERC5, ERC4, ERC3, ERC7, ERC8), protein names (SRC100BP-2-GFP), and a specific construct (SRC100BP-2-GFP). The colors of the segments correspond to the colors of the lines in the text labels.



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	BUTTONs / KB / TOUCHPAD
-------	--------------------------------

Size A3	Document Number MYALL	Rev SA
Date: Friday, February 10, 2006	Sheet 30 of 52	

WWW.AliSaler.Com

>>> KBC_D[0..7] 29

29 KBCBIOS_WE#
29 KBCBIOS_RD#
29 KBCBIOS_CS#



MYALL SB DELETE BIOS SOCKET

29 A0
29 A1
29 A2
29 A3
29 A4
29 A5
29 A6
29 A7

NEED PUT SOCKET
P/N AND FLASH
ROM P/N IN BOM

72.39040.H03 FOR LEAD FREE

ROM SIZE MAX. 512KBYTE

PLCC32 Socket P/N:

U2762.10054.051 SOCKET

3D3V_S0

SRN10KJ-5-GP
RN15

PH at ICH6M

7,16,18,25,29,42,47 PLT_RST1#
15,29 LPC_LFRAME#
3 PCLK_FWH#
15 FWH_INIT#

Plz put G12 close SW1

GAP-OPEN
G2


SW6
SW-DIP-4
R2-2-GP

EC23
SC1000P50V3JN-GP
DY

Keyboard matrix (from vendor)

		US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0	0
High Bit	MATRIXID2#	1	0	1	0

Board ID



Planar ID(2,1,0)

SA:

SB:


-1 :

TOP VIEW


A15 (B1)
A14 (B2)
:
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



<Core Design>




緯創資通

Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
BIOS ROM			SA
Size	Document Number		
A3	MYALL		
Date:	Friday, February 10, 2006	Sheet	31 of 52


CPU_CORE ISL6218CV

TPS51120
5V/3D3VFAN5234_VGA_Core
1D0V or 1D20V

Charger_ISL6255




Adapter



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Power Diagram			
Size	Document Number	Rev	
A3	MYALL	SA	
Date:	Friday, February 10, 2006	Sheet	33 of 52



For TPS51120,
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

$$V_{out} = 1V * (R1 + R2) / R2$$

Roc close high side MOS Drain pin



1 MYALL DIS 0206

5V S5

1D8V_S3

DDR_VREF

16,29 PM_SLP_S4# >>>

16,18,29,32,36,41,52 PM_SLP_S3# >>>

R219

R220

DDR_VREF_S3

C315 SC10U10V5ZY-1GP

C322 SC10U10V5ZY-1GP

C316 SCD1U16V2ZY-2GP

C331 SC10U10V5ZY-1GP

C330 SC10U10V5ZY-1GP

U11

TPS51100DQQ-1-GP

VIN VDDQSNS


S5 VLDOIN

GND VTT


S3 PGND

VTTREF VTTSNS

GND




29 AD_OFF >>>



```


29 BAT_SDA
29 BAT_SCL
29 BAT_IN#

```



<Core Design>

Title			
AD/BATT CONN			
Size A3	Document Number	MYALL	Rev SA
Date: Friday, February 10, 2006	Sheet 39	of	52





Page 40 of the EMI of capacitor and spring, can delete first by EMI request

WWW.AliSaler.Com

<Core Design>			
Title		EMI	
Size A3		Document Number	
Date: Friday, February 10, 2006		Sheet 40 of 52	
Rev SA		MYALL	

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



$$V_{out} = 0.75V * (R1 + R2) / R2$$

$$V_{out} = 0.75V * (R1 + R2) / R2$$

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51124 / NVDD/1D2V

Size A3 Document Number



MYALL

Date: Friday, February 10, 2006 Sheet 41 of 52


Rev

SC

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2




Spread Spectrum



<Core Design>

緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: ROM, Spread Spectrum			
Size	Document Number	Rev	
Custom	MYALL	SA	
Date:	Friday, February 10, 2006	Sheet	48 of 52

STRAPS, Mechanical Parts




Bit Signal		Values
MIOA_D1:	SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS
MIOB_D0:	RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU
MIOB_D1:	RAM_CFG_1	0000 RFU 0001 4Mx32 BGA 1.8V 0101 RFU 0110 RFU
MIOB_D8:	RAM_CFG_2	0101 RFU 0110 RFU 0111 RFU
MIOB_D9:	RAM_CFG_3	0011 16MX16 1111 RFU
MIOB_D2:	CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOA_D7:	TV_MODE_0	00 SECAM 01 NTSC
MIOA_D10:	TV_MODE_1	10 PAL 11 CRT
MIOB_D4:	PCI_DEVID_0	
MIOB_D5:	PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3:	PCI_DEVID_2	
MIOB_D11:	PCI_DEVID_3	0111 G72MV
MIOA_D0:	PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6:	3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8:	3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9:	3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7:	MOBILE_GPIO	0 GPIO_PULDN 1 GPIO_FLOAT

For MEM strapping, Please use below table,


RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ROM, Spread Spectrum			
Size	Document Number		Rev
Custom	MYALL		SA
Date:	Friday, February 10, 2006	Sheet	49 of 52





<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MEMORY IF 2			
Size	Document Number		Rev
Custom	MYALL		SA
Date:	Friday, February 10, 2006	Sheet	51 of 52

